radar
-
Using DSP and RF circuit co-design to reduce risk and cost
In all areas of business, increased communication leads to more streamlined processes and greater potential for success. This is no less true in system design. Within large design organizations, baseband field programmable gate array (FPGA) and radio frequency (RF) signal processing communities have traditionally been separated both physically and by the resources available to them--with each group using very different techniques and tools. Today, however, many RF functions are moving into the algorithmic world and this is making communication between the two areas more crucial than ever.
-
RF tiptoes into the embedded world
DoD has challenged microwave designers with creating subsystems with performance at or in some cases beyond the state of the art - and were just happy to get something that works, even at high cost.
-
Xeon-D and 3U VPX combine for cognitive EW
The role of FPGAs in cognitive EW
-
COTS processing drives modern electronic warfare systems
"Cognitive EW represents a significant new step in EW... being able to create new responses on the fly."
-
Bandwidth is king in aerospace and defense applications
One of the most important factors for success in an LPI system is to use the widest signal transmission bandwidth possible to disguise complex waveforms as noise.
-
Beamforming: FPGAs rise to the challenge
Several design approaches exist for implementing beamforming processing tasks, with options ranging from GPUs to multicore CPUs, DSPs, and FPGAs. The unique strengths of FPGAs make them an increasingly appealing choice for beamforming when compared to their counterparts.
-
Small radars enable detection in coastal zones
For force protection in tight areas such as coastlines and coastal zones, military leaders are leveraging small, compact surveillance radar systems. Mark Radford, CEO of Blighter Surveillance Systems, discusses this trend and talks about the technology behind small radars with Senior Editor Sally Cole. Edited excerpts follow
-
No such thing as too much signal processing for radar & EW systems
Signal processing fuels radar and electronic warfare systems as each application has an unquenchable thirst for more and more bandwidth and performance that is more often than not met by FPGA-based VPX computing systems.
-
Cost benefits of FPGA and FMC for embedded systems development
The FPGA Mezzanine Card (FMC), as defined by industry standard VITA 57.1, can be used to greatly improve project risk management and bring products to market faster due to its flexibility and performance. FMCs are very effective for system upgrades and technology insertion, and using them makes it easier to incorporate new technologies such as higher resolution A/Ds and D/As as they become available.
-
Convergence comes to GPU processing for C4ISR
Today, GPU options have expanded to include Intel’s Core i7 products, whose built-in GPU functionality and AVX math library support continues to grow. On the FPGA front, we’re starting to see devices with built-in ARM cores, while discrete GPU devices are delivering expanded functionality as well.
-
FPGA or GPU? - The evolution continues
A GE Intelligent Platforms perspective on embedded military electronics trends
-
New electronic warfare architectures based on tight coupling of FPGA and CPU processing
Electronic Warfare (EW) system designers are taking advantage of the performance leaps in commercial technology, driven by high-volume commercial markets such as telecommunications and cloud computing. These components such as FPGAs combine speed, high connectivity, and low power consumption for signal-processing intensive EW platforms such as fighter aircraft and Unmanned Aerial Vehicles (UAVs).
-
Embedded Tech Trends in review
Editorial Director Jerry Gipper reviews Embedded Tech Trends 2014
-
Common EW and radar systems for emerging military missions
Due to shrinking Department of Defense (DoD) budgets and ever-decreasing platform size, the need to use common apertures and sensor chain elements for Electronic Warfare (EW) and radar systems is becoming a necessity. System developers must use common elements from Radio Frequency (RF) to processing to build such systems. The linchpin of these types of sensor-based systems is the I/O interface between the RF and processing elements. FPGAs have traditionally been used as this I/O interface, but now they are serving as an integral part of the processing subsystem on common EW radar systems.
-
Embedded signal processing enables advanced radars and EW systems with low latency
Modern radar and electronic warfare designs rely heavily on embedded computing systems that leverage high-speed commercial processors and FPGAs to find every target or signal and enable the warfighter to respond in real time. Meanwhile, signal processing system designers are cutting costs by using parallel compute platforms such as OpenCL that work across multiple chip platforms.
-
Designing a general-purpose FPGA DSP card for EW, radar applications using the latest generation of FPGAs
Designing a general-purpose FPGA card that addresses the universe of Electronic Warfare (EW) and radar applications is a challenge. For any individual application, defining the requirements of the system and determining the optimal architecture for that particular solution is fairly straightforward. However, the problem is much more complex when trying to target a wide spectrum of use cases with a single FPGA module. The goal is to provide a flexible architecture that also enables the use of the latest FPGA features.
-
Using high-performance SRAMs to increase performance in DSP-intensive applications
Military applications such as radar, Software Defined Radio (SDR), smart munitions and target detection systems, Electronic Warfare (EW), aircraft imaging, and many more benefit from Digital Signal Processors (DSPs). DSPs accelerate performance using deterministic processing and have capabilities that include real-time signal processing, extremely high throughput, and reprogrammability. However, signal processing demands for radar, EW, and other programs continue to increase so DSP system users continue to search for innovation that will boost performance. That need is being answered by use of a combination of Quad Data Rate (QDR) Static Random Access Memory (SRAM) that - at a minimum - doubles the performance of more traditional Synchronous Dynamic Random Access Memory (SDRAM).
-
Digital channelizer implemented on COTS FPGA board: A flexible solution for military signal processing
One of the major challenges of modern military Digital Signal Processing (DSP) is dealing with the ever-widening bandwidth of digitized signals. Until fairly recently, analog-to-digital converters (A/D converters) were limited to only hundreds of MHz, so anything beyond that had to be dealt with using traditional RF/analog methodologies. Now that A/D converters are available in the GHz range, much wider band processing is moving to the digital domain.
-
Making the case for using ATCA in military signal processing
Data in the modern battlefield has become as essential as munitions. Detection, target tracking, and the decisions that must be made – based on data acquired from sensors and cameras mounted to Unmanned Aerial Vehicles (UAVs) or a myriad of radar and sonar devices on a cruiser – all require sophisticated algorithms executing on powerful computing equipment. Traditional methods of Digital Signal Processing (DSP) have used specialized FPGA equipment, multiprocessor VME, and OpenVPX solutions, but a new class of computing has the potential to replace some of those expensive and highly specialized processing elements.
-
Transparency in critical embedded applications
The best-kept secrets in the critical and intelligent embedded computing industry involve knowing what technology is used in applications. With all the recent news about leaks at the NSA, I thought it was time that we broke the details on some key design wins that VITA technology suppliers have recorded in recent months.
John McHale, Editorial Director
John McHale, Editorial Director
John McHale, Editorial Director
- 1
- 2
