fpga tools
-
Advances in EDA design methodologies led by next-generation FPGAs
As FPGA vendors strive to make their devices more SoC- and ASIC-like, they are collaborating with EDA companies to more seamlessly integrate their tools. This produces great benefits for designers as FPGA design methodologies are leading the way to new capabilities in areas such as Electronic System Level (ESL) synthesis, IP integration and re-use, and higher-level tools for software/hardware co-design.
-
Model-Based Design assists DSP designers with FPGA integration
Model-Based Design enables engineers to quickly implement and verify their algorithms on FPGAs in a workflow that can be used by engineers with or without FPGA design experience. This method also allows for easier refinements for shorter design iterations and higher levels of abstraction to facilitate the next generation of embedded FPGA devices.
-
From Wall Street to the military: Advances in FPGA switching technology and software-to-hardware development tools facilitate wire-speed data transmission
The ultra-low-latency demands of Wall Street's trading floors have sold software-to-hardware development tools and FPGAs' parallel processing capabilities into network switches, and these new integrated platforms have the military looking to buy.
-
New developments in DSP design
Advances in DSP development tools and chips that support both fixed- and floating-point circuitries help forge high-level design flows for FPGAs.
-
Joint FPGA-DSP grab, squeeze, and send effort sees video compression success
Adding an FPGA to a team that includes a hybrid DSP device with a general-purpose CPU and DSP engine makes for a productive take on interfacing with numerous dissimilar video standards, compressing them to a common standard, and transmitting the result over an Ethernet link.
-
Taming Software-Defined Radio: A graphical user interface for digital communication system prototyping
Dream Stream: Getting around what would have been an arduous learning curve by using Simulink for streaming access to the Universal Software Radio Peripheral 2 (USRP2)
-
DC-HSPA+, MediaTek's rise, and training wheels
Will examines several reasons MediaTek looks to be more of a contender as 2010 Q1 begins.
-
For floating-point processing, new choice arrives with the new decade
Rob outlines several reasons developers addressing COTS military signal processing have reason to consider the Intel Core i7 micro-architecture.
-
Q4 sees buys, mergers, and a niche player worth watching
Insights from Will on the cell phone chip market. lossless signal compression, and more
-
Performance, flexibility, and efficiency make the case for market-specific DSPs
4G wireless communications processing and HD video/audio processing are among the challenges market-specific DSPs are gearing up to handle.
-
Unraveling debug and design verification snags
Growing FPGA complexity need not equal a corresponding growth in costs or time to market.
-
Latest FPGA tools keep getting better, smarter
Tightening the grip on faster and easier development
-
FPGA targeted design platforms: Fulfilling the programmable imperative
Although FPGA design tools may no longer be presented in smorgasbord fashion, FPGAs will nevertheless feast on what had been ASIC and ASSP market share.
-
FPGAs deliver performance and flexibility to mixed-signal applications
As FPGAs step up to the mixed-signal design plate, what they need to achieve a high batting average is right there, too: The next generation of FPGAs exhibits both greater flexibility and higher performance.
-
Tipping points in programmable logic: Is FPGA design more complex than ASIC design?
Assessing which ASIC tool technologies will prove useful to FPGA tool flows
-
Two competitive FPGA methodologies for run-time reconfiguration
While a significant amount of time and effort has been dedicated to solving the run-time reconfiguration challenge in FPGAs, the resolution can come from two very different approaches.
-
ìProjectingî images in radar and medical applications
An FPGA contributes to a reconfigurable system’s performance by allowing a programmer to explicitly and completely dedicate a device to the solution of the regular, uninterrupted streaming aspects of a program